Rocksolid Light

Welcome to Rocksolid Light

mail  files  register  newsreader  groups  login

Message-ID:  

"Flattery is all right -- if you don't inhale." -- Adlai Stevenson


devel / comp.arch / Re: 44GB SRAM on a single chip

SubjectAuthor
* 44GB SRAM on a single chipScott Lurndal
+- Re: 44GB SRAM on a single chipChris M. Thomasson
+* Re: 44GB SRAM on a single chipMichael S
|`- Re: 44GB SRAM on a single chipMitchAlsup1
`* Re: 44GB SRAM on a single chipMitchAlsup1
 `* Re: 44GB SRAM on a single chipScott Lurndal
  `* Re: 44GB SRAM on a single chipMitchAlsup1
   `* Re: 44GB SRAM on a single chipScott Lurndal
    `* Re: 44GB SRAM on a single chipMitchAlsup1
     `- Re: 44GB SRAM on a single chipScott Lurndal

1
44GB SRAM on a single chip

<atnIN.436276$Ama9.250392@fx12.iad>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=37990&group=comp.arch#37990

  copy link   Newsgroups: comp.arch
Path: i2pn2.org!i2pn.org!usenet.blueworldhosting.com!diablo1.usenet.blueworldhosting.com!peer01.iad!feed-me.highwinds-media.com!news.highwinds-media.com!fx12.iad.POSTED!not-for-mail
X-newsreader: xrn 9.03-beta-14-64bit
Sender: scott@dragon.sl.home (Scott Lurndal)
From: scott@slp53.sl.home (Scott Lurndal)
Reply-To: slp53@pacbell.net
Newsgroups: comp.arch
Subject: 44GB SRAM on a single chip
Lines: 6
Message-ID: <atnIN.436276$Ama9.250392@fx12.iad>
X-Complaints-To: abuse@usenetserver.com
NNTP-Posting-Date: Wed, 13 Mar 2024 19:51:34 UTC
Organization: UsenetServer - www.usenetserver.com
Date: Wed, 13 Mar 2024 19:51:34 GMT
X-Received-Bytes: 784
 by: Scott Lurndal - Wed, 13 Mar 2024 19:51 UTC

Viz. earlier discussions related to memory speeds,
here's a single chip (wafer-sized) with just under
a million cores and 44GB of SRAM. Four trillion
transistors. 21PB/s memory bandwidth. 23kW.

https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/

Re: 44GB SRAM on a single chip

<ust3q9$151gr$1@dont-email.me>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=37991&group=comp.arch#37991

  copy link   Newsgroups: comp.arch
Path: i2pn2.org!i2pn.org!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail
From: chris.m.thomasson.1@gmail.com (Chris M. Thomasson)
Newsgroups: comp.arch
Subject: Re: 44GB SRAM on a single chip
Date: Wed, 13 Mar 2024 13:54:32 -0700
Organization: A noiseless patient Spider
Lines: 11
Message-ID: <ust3q9$151gr$1@dont-email.me>
References: <atnIN.436276$Ama9.250392@fx12.iad>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Injection-Date: Wed, 13 Mar 2024 20:54:33 -0000 (UTC)
Injection-Info: dont-email.me; posting-host="82fd4a9c1136be67281d18e9493642c6";
logging-data="1213979"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1/CWC1InKzqGl+vEpUl683q9UgMwK62k4c="
User-Agent: Mozilla Thunderbird
Cancel-Lock: sha1:mtWiCNtzbHgsY+mb4xR9omByScQ=
Content-Language: en-US
In-Reply-To: <atnIN.436276$Ama9.250392@fx12.iad>
 by: Chris M. Thomasson - Wed, 13 Mar 2024 20:54 UTC

On 3/13/2024 12:51 PM, Scott Lurndal wrote:
> Viz. earlier discussions related to memory speeds,
> here's a single chip (wafer-sized) with just under
> a million cores and 44GB of SRAM. Four trillion
> transistors. 21PB/s memory bandwidth. 23kW.
>
> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/

Humm... I wonder if these can be stacked on top of each other to make a
cylinder... A volumetric version of this chip? Moronic thought, or just
a little? ;^)

Re: 44GB SRAM on a single chip

<20240313230850.000060f4@yahoo.com>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=37992&group=comp.arch#37992

  copy link   Newsgroups: comp.arch
Path: i2pn2.org!i2pn.org!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail
From: already5chosen@yahoo.com (Michael S)
Newsgroups: comp.arch
Subject: Re: 44GB SRAM on a single chip
Date: Wed, 13 Mar 2024 23:08:50 +0200
Organization: A noiseless patient Spider
Lines: 15
Message-ID: <20240313230850.000060f4@yahoo.com>
References: <atnIN.436276$Ama9.250392@fx12.iad>
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit
Injection-Info: dont-email.me; posting-host="d03e209e3d8e6243e74c6780c4a844aa";
logging-data="1214689"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX18ViqFjNNrvzDB55P+4psFOJP4nIBMVg90="
Cancel-Lock: sha1:2UyEyV3WiJjSUTIhvw9Jv3HndEI=
X-Newsreader: Claws Mail 4.1.1 (GTK 3.24.34; x86_64-w64-mingw32)
 by: Michael S - Wed, 13 Mar 2024 21:08 UTC

On Wed, 13 Mar 2024 19:51:34 GMT
scott@slp53.sl.home (Scott Lurndal) wrote:

> Viz. earlier discussions related to memory speeds,
> here's a single chip (wafer-sized) with just under
> a million cores and 44GB of SRAM. Four trillion
> transistors. 21PB/s memory bandwidth. 23kW.
>
> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/

You were talking about 1ns latency then.
The latency on "chip" like that, corner to corner, would be measured in
microseconds, at best. Quite possibly, over 10 usec.

Re: 44GB SRAM on a single chip

<de62fde71caa6913fdfc803ee2d05ff9@www.novabbs.org>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=37993&group=comp.arch#37993

  copy link   Newsgroups: comp.arch
Date: Wed, 13 Mar 2024 21:33:09 +0000
Subject: Re: 44GB SRAM on a single chip
From: mitchalsup@aol.com (MitchAlsup1)
Newsgroups: comp.arch
X-Rslight-Site: $2y$10$rqJiqlI7neEkctwtUlAq..v.MDcyWRULBqKl6kTUjGzxtsRFI37ja
X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
User-Agent: Rocksolid Light
References: <atnIN.436276$Ama9.250392@fx12.iad>
Organization: Rocksolid Light
Message-ID: <de62fde71caa6913fdfc803ee2d05ff9@www.novabbs.org>
 by: MitchAlsup1 - Wed, 13 Mar 2024 21:33 UTC

Scott Lurndal wrote:

> Viz. earlier discussions related to memory speeds,
> here's a single chip (wafer-sized) with just under
> a million cores and 44GB of SRAM. Four trillion
> transistors. 21PB/s memory bandwidth. 23kW.

> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/

CPUs were limited to 100 W thermal dissipation,
GPUs got up to 300 W thermal dissipation,
Now you are looking at the thermal dissipation of 10% of an ECL CRAY-1

As to making racks of these things. The reason CRAYs were limited to 300
KVA is because that is the largest load a non-governmental electrical
consumer can turn on or off without calling the power company to coordinate
changing the grid (so the power company can prepare to ramp (up or down)
their generating capacity.) It generally takes them 15-30 minutes to prepare
for such a change in load.

That thermal limit (CRAYs) was a reason the memory sizes were so restricted
early on.

Re: 44GB SRAM on a single chip

<96a1b5625acdfa0c8ac3ca3b813ca84f@www.novabbs.org>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=37994&group=comp.arch#37994

  copy link   Newsgroups: comp.arch
Date: Wed, 13 Mar 2024 21:37:06 +0000
Subject: Re: 44GB SRAM on a single chip
From: mitchalsup@aol.com (MitchAlsup1)
Newsgroups: comp.arch
X-Rslight-Site: $2y$10$mcMZ3pUU/t9/VBPvZSdGY.p.dMXn5kZDX6Rpue0Xp0QjPkY5QY.jG
X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
User-Agent: Rocksolid Light
References: <atnIN.436276$Ama9.250392@fx12.iad> <20240313230850.000060f4@yahoo.com>
Organization: Rocksolid Light
Message-ID: <96a1b5625acdfa0c8ac3ca3b813ca84f@www.novabbs.org>
 by: MitchAlsup1 - Wed, 13 Mar 2024 21:37 UTC

Michael S wrote:

> On Wed, 13 Mar 2024 19:51:34 GMT
> scott@slp53.sl.home (Scott Lurndal) wrote:

>> Viz. earlier discussions related to memory speeds,
>> here's a single chip (wafer-sized) with just under
>> a million cores and 44GB of SRAM. Four trillion
>> transistors. 21PB/s memory bandwidth. 23kW.
>>
>> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/

> You were talking about 1ns latency then.
> The latency on "chip" like that, corner to corner, would be measured in
> microseconds, at best. Quite possibly, over 10 usec.

A MECL 3 chip could deliver 1 ns latency and 1 ns edge speed
in a 16-pin DIP.

An ECL 10K gate with 1,000 gates with 0.5ns gates inside still took 4-5ns
simply to go from input pin on one side of the package to an output pin
on the other side with no logic being performed !! This is not a gate
speed problem, but a wire delay problem.

Re: 44GB SRAM on a single chip

<kOpIN.107777$SyNd.83267@fx33.iad>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=37995&group=comp.arch#37995

  copy link   Newsgroups: comp.arch
Path: i2pn2.org!i2pn.org!weretis.net!feeder8.news.weretis.net!npeer.as286.net!npeer-ng0.as286.net!peer02.ams1!peer.ams1.xlned.com!news.xlned.com!peer03.iad!feed-me.highwinds-media.com!news.highwinds-media.com!fx33.iad.POSTED!not-for-mail
X-newsreader: xrn 9.03-beta-14-64bit
Sender: scott@dragon.sl.home (Scott Lurndal)
From: scott@slp53.sl.home (Scott Lurndal)
Reply-To: slp53@pacbell.net
Subject: Re: 44GB SRAM on a single chip
Newsgroups: comp.arch
References: <atnIN.436276$Ama9.250392@fx12.iad> <de62fde71caa6913fdfc803ee2d05ff9@www.novabbs.org>
Lines: 27
Message-ID: <kOpIN.107777$SyNd.83267@fx33.iad>
X-Complaints-To: abuse@usenetserver.com
NNTP-Posting-Date: Wed, 13 Mar 2024 22:30:40 UTC
Organization: UsenetServer - www.usenetserver.com
Date: Wed, 13 Mar 2024 22:30:40 GMT
X-Received-Bytes: 1812
 by: Scott Lurndal - Wed, 13 Mar 2024 22:30 UTC

mitchalsup@aol.com (MitchAlsup1) writes:
>Scott Lurndal wrote:
>
>> Viz. earlier discussions related to memory speeds,
>> here's a single chip (wafer-sized) with just under
>> a million cores and 44GB of SRAM. Four trillion
>> transistors. 21PB/s memory bandwidth. 23kW.
>
>> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/
>
>CPUs were limited to 100 W thermal dissipation,
>GPUs got up to 300 W thermal dissipation,
>Now you are looking at the thermal dissipation of 10% of an ECL CRAY-1
>
>As to making racks of these things. The reason CRAYs were limited to 300
>KVA is because that is the largest load a non-governmental electrical
>consumer can turn on or off without calling the power company to coordinate
>changing the grid (so the power company can prepare to ramp (up or down)
>their generating capacity.) It generally takes them 15-30 minutes to prepare
>for such a change in load.

Modern datacenters dissipate 16 to 20kW per rack, with hundreds
or thousands of racks. Basically a megawatt-hour per square meter
with cooling factored in.

Re: 44GB SRAM on a single chip

<f5e3cfd546121e550d4fd2f2170a8939@www.novabbs.org>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=38003&group=comp.arch#38003

  copy link   Newsgroups: comp.arch
Date: Thu, 14 Mar 2024 00:28:41 +0000
Subject: Re: 44GB SRAM on a single chip
From: mitchalsup@aol.com (MitchAlsup1)
Newsgroups: comp.arch
X-Rslight-Site: $2y$10$YZz..s7287g.sI32/0krletQMWa7nYKoLxl1/jArkJMAloJtDxvcK
X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
User-Agent: Rocksolid Light
References: <atnIN.436276$Ama9.250392@fx12.iad> <de62fde71caa6913fdfc803ee2d05ff9@www.novabbs.org> <kOpIN.107777$SyNd.83267@fx33.iad>
Organization: Rocksolid Light
Message-ID: <f5e3cfd546121e550d4fd2f2170a8939@www.novabbs.org>
 by: MitchAlsup1 - Thu, 14 Mar 2024 00:28 UTC

Scott Lurndal wrote:

> mitchalsup@aol.com (MitchAlsup1) writes:
>>Scott Lurndal wrote:
>>
>>> Viz. earlier discussions related to memory speeds,
>>> here's a single chip (wafer-sized) with just under
>>> a million cores and 44GB of SRAM. Four trillion
>>> transistors. 21PB/s memory bandwidth. 23kW.
>>
>>> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/
>>
>>CPUs were limited to 100 W thermal dissipation,
>>GPUs got up to 300 W thermal dissipation,
>>Now you are looking at the thermal dissipation of 10% of an ECL CRAY-1
>>
>>As to making racks of these things. The reason CRAYs were limited to 300
>>KVA is because that is the largest load a non-governmental electrical
>>consumer can turn on or off without calling the power company to coordinate
>>changing the grid (so the power company can prepare to ramp (up or down)
>>their generating capacity.) It generally takes them 15-30 minutes to prepare
>>for such a change in load.

> Modern datacenters dissipate 16 to 20kW per rack, with hundreds
> or thousands of racks. Basically a megawatt-hour per square meter
> with cooling factored in.

Yes, but racks (or motherboards with the racks) are power cycled individually.

Re: 44GB SRAM on a single chip

<lBEIN.123807$Vrtf.20421@fx39.iad>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=38015&group=comp.arch#38015

  copy link   Newsgroups: comp.arch
Path: i2pn2.org!i2pn.org!news.neodome.net!npeer.as286.net!npeer-ng0.as286.net!peer02.ams1!peer.ams1.xlned.com!news.xlned.com!peer01.iad!feed-me.highwinds-media.com!news.highwinds-media.com!fx39.iad.POSTED!not-for-mail
X-newsreader: xrn 9.03-beta-14-64bit
Sender: scott@dragon.sl.home (Scott Lurndal)
From: scott@slp53.sl.home (Scott Lurndal)
Reply-To: slp53@pacbell.net
Subject: Re: 44GB SRAM on a single chip
Newsgroups: comp.arch
References: <atnIN.436276$Ama9.250392@fx12.iad> <de62fde71caa6913fdfc803ee2d05ff9@www.novabbs.org> <kOpIN.107777$SyNd.83267@fx33.iad> <f5e3cfd546121e550d4fd2f2170a8939@www.novabbs.org>
Lines: 32
Message-ID: <lBEIN.123807$Vrtf.20421@fx39.iad>
X-Complaints-To: abuse@usenetserver.com
NNTP-Posting-Date: Thu, 14 Mar 2024 15:20:49 UTC
Organization: UsenetServer - www.usenetserver.com
Date: Thu, 14 Mar 2024 15:20:49 GMT
X-Received-Bytes: 2211
 by: Scott Lurndal - Thu, 14 Mar 2024 15:20 UTC

mitchalsup@aol.com (MitchAlsup1) writes:
>Scott Lurndal wrote:
>
>> mitchalsup@aol.com (MitchAlsup1) writes:
>>>Scott Lurndal wrote:
>>>
>>>> Viz. earlier discussions related to memory speeds,
>>>> here's a single chip (wafer-sized) with just under
>>>> a million cores and 44GB of SRAM. Four trillion
>>>> transistors. 21PB/s memory bandwidth. 23kW.
>>>
>>>> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/
>>>
>>>CPUs were limited to 100 W thermal dissipation,
>>>GPUs got up to 300 W thermal dissipation,
>>>Now you are looking at the thermal dissipation of 10% of an ECL CRAY-1
>>>
>>>As to making racks of these things. The reason CRAYs were limited to 300
>>>KVA is because that is the largest load a non-governmental electrical
>>>consumer can turn on or off without calling the power company to coordinate
>>>changing the grid (so the power company can prepare to ramp (up or down)
>>>their generating capacity.) It generally takes them 15-30 minutes to prepare
>>>for such a change in load.
>
>> Modern datacenters dissipate 16 to 20kW per rack, with hundreds
>> or thousands of racks. Basically a megawatt-hour per square meter
>> with cooling factored in.
>
>Yes, but racks (or motherboards with the racks) are power cycled individually.

Sometimes, perhaps even usually. Unless the datacenter looses power
completely (which does happen, if rarely).

Re: 44GB SRAM on a single chip

<7a7a4d955a838f7c7e5b72b8d69a96bb@www.novabbs.org>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=38016&group=comp.arch#38016

  copy link   Newsgroups: comp.arch
Date: Thu, 14 Mar 2024 16:24:25 +0000
Subject: Re: 44GB SRAM on a single chip
From: mitchalsup@aol.com (MitchAlsup1)
Newsgroups: comp.arch
X-Rslight-Site: $2y$10$6lMKjSwHLKuqpbXP73xLsezqLUW96SIjRWTNJFEe/.iehM..rJFpS
X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
User-Agent: Rocksolid Light
References: <atnIN.436276$Ama9.250392@fx12.iad> <de62fde71caa6913fdfc803ee2d05ff9@www.novabbs.org> <kOpIN.107777$SyNd.83267@fx33.iad> <f5e3cfd546121e550d4fd2f2170a8939@www.novabbs.org> <lBEIN.123807$Vrtf.20421@fx39.iad>
Organization: Rocksolid Light
Message-ID: <7a7a4d955a838f7c7e5b72b8d69a96bb@www.novabbs.org>
 by: MitchAlsup1 - Thu, 14 Mar 2024 16:24 UTC

Scott Lurndal wrote:

> mitchalsup@aol.com (MitchAlsup1) writes:
>>Scott Lurndal wrote:
>>
>>> mitchalsup@aol.com (MitchAlsup1) writes:
>>>>Scott Lurndal wrote:
>>>>
>>>>> Viz. earlier discussions related to memory speeds,
>>>>> here's a single chip (wafer-sized) with just under
>>>>> a million cores and 44GB of SRAM. Four trillion
>>>>> transistors. 21PB/s memory bandwidth. 23kW.
>>>>
>>>>> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/
>>>>
>>>>CPUs were limited to 100 W thermal dissipation,
>>>>GPUs got up to 300 W thermal dissipation,
>>>>Now you are looking at the thermal dissipation of 10% of an ECL CRAY-1
>>>>
>>>>As to making racks of these things. The reason CRAYs were limited to 300
>>>>KVA is because that is the largest load a non-governmental electrical
>>>>consumer can turn on or off without calling the power company to coordinate
>>>>changing the grid (so the power company can prepare to ramp (up or down)
>>>>their generating capacity.) It generally takes them 15-30 minutes to prepare
>>>>for such a change in load.
>>
>>> Modern datacenters dissipate 16 to 20kW per rack, with hundreds
>>> or thousands of racks. Basically a megawatt-hour per square meter
>>> with cooling factored in.
>>
>>Yes, but racks (or motherboards with the racks) are power cycled individually.

> Sometimes, perhaps even usually. Unless the datacenter looses power
> completely (which does happen, if rarely).

When the entire data center looses power, its 300KVA+ is the least of the
power companies worries.

Re: 44GB SRAM on a single chip

<qdGIN.110325$Sf59.16017@fx48.iad>

  copy mid

https://news.novabbs.org/devel/article-flat.php?id=38022&group=comp.arch#38022

  copy link   Newsgroups: comp.arch
Path: i2pn2.org!i2pn.org!weretis.net!feeder8.news.weretis.net!news.mb-net.net!open-news-network.org!news.mind.de!bolzen.all.de!npeer.as286.net!npeer-ng0.as286.net!peer03.ams1!peer.ams1.xlned.com!news.xlned.com!peer01.iad!feed-me.highwinds-media.com!news.highwinds-media.com!fx48.iad.POSTED!not-for-mail
X-newsreader: xrn 9.03-beta-14-64bit
Sender: scott@dragon.sl.home (Scott Lurndal)
From: scott@slp53.sl.home (Scott Lurndal)
Reply-To: slp53@pacbell.net
Subject: Re: 44GB SRAM on a single chip
Newsgroups: comp.arch
References: <atnIN.436276$Ama9.250392@fx12.iad> <de62fde71caa6913fdfc803ee2d05ff9@www.novabbs.org> <kOpIN.107777$SyNd.83267@fx33.iad> <f5e3cfd546121e550d4fd2f2170a8939@www.novabbs.org> <lBEIN.123807$Vrtf.20421@fx39.iad> <7a7a4d955a838f7c7e5b72b8d69a96bb@www.novabbs.org>
Lines: 56
Message-ID: <qdGIN.110325$Sf59.16017@fx48.iad>
X-Complaints-To: abuse@usenetserver.com
NNTP-Posting-Date: Thu, 14 Mar 2024 17:11:50 UTC
Organization: UsenetServer - www.usenetserver.com
Date: Thu, 14 Mar 2024 17:11:50 GMT
X-Received-Bytes: 3435
 by: Scott Lurndal - Thu, 14 Mar 2024 17:11 UTC

mitchalsup@aol.com (MitchAlsup1) writes:
>Scott Lurndal wrote:
>
>> mitchalsup@aol.com (MitchAlsup1) writes:
>>>Scott Lurndal wrote:
>>>
>>>> mitchalsup@aol.com (MitchAlsup1) writes:
>>>>>Scott Lurndal wrote:
>>>>>
>>>>>> Viz. earlier discussions related to memory speeds,
>>>>>> here's a single chip (wafer-sized) with just under
>>>>>> a million cores and 44GB of SRAM. Four trillion
>>>>>> transistors. 21PB/s memory bandwidth. 23kW.
>>>>>
>>>>>> https://www.theregister.com/2024/03/13/cerebras_claims_to_have_revived/
>>>>>
>>>>>CPUs were limited to 100 W thermal dissipation,
>>>>>GPUs got up to 300 W thermal dissipation,
>>>>>Now you are looking at the thermal dissipation of 10% of an ECL CRAY-1
>>>>>
>>>>>As to making racks of these things. The reason CRAYs were limited to 300
>>>>>KVA is because that is the largest load a non-governmental electrical
>>>>>consumer can turn on or off without calling the power company to coordinate
>>>>>changing the grid (so the power company can prepare to ramp (up or down)
>>>>>their generating capacity.) It generally takes them 15-30 minutes to prepare
>>>>>for such a change in load.
>>>
>>>> Modern datacenters dissipate 16 to 20kW per rack, with hundreds
>>>> or thousands of racks. Basically a megawatt-hour per square meter
>>>> with cooling factored in.
>>>
>>>Yes, but racks (or motherboards with the racks) are power cycled individually.
>
>> Sometimes, perhaps even usually. Unless the datacenter looses power
>> completely (which does happen, if rarely).
>
>When the entire data center looses power, its 300KVA+ is the least of the
>power companies worries.

Not necessarily - it could be one of the lines to the DC that failed.

IBM's almaden research center has two 115kv transmission lines feeding
the center, from two different circuits. A good friend was the
facilities manager there and has several stories about the effects of
outages and switchovers, mainly when on-site switching or circuit
breakre gear failed.

I could see the pylons from a former residence and saw one of the
transmission lines fail during a storm - the transmission line
made a 90-degree bend to head up hill to the labs; as usual
for such a severe bend, they terminated the lines from both
directions at the pylon and connected them with stubs; one
of the stubs had failed and was swinging in the wind - every
time it hit the pylon there was a visible (and audible!)
explosion. Lasted for a couple of hours before they were
able to kill the circuit.

1
server_pubkey.txt

rocksolid light 0.9.8
clearnet tor