Rocksolid Light - comp.lang.forth - Re: BugsBoard: an FPGA design for the Digilent Cmod S7

Re: BugsBoard: an FPGA design for the Digilent Cmod S7

<62d81e1c-a529-4b86-9b6c-0b15f719c471n@googlegroups.com>

https://news.novabbs.org/devel/article-flat.php?id=24353&group=comp.lang.forth#24353

X-Received: by 2002:a05:6214:b0c:b0:63d:a43:7b06 with SMTP id u12-20020a0562140b0c00b0063d0a437b06mr29862qvj.9.1692583740523;
Sun, 20 Aug 2023 19:09:00 -0700 (PDT)
X-Received: by 2002:a17:903:1248:b0:1b8:a552:c8c9 with SMTP id
u8-20020a170903124800b001b8a552c8c9mr2746876plh.13.1692583740043; Sun, 20 Aug
2023 19:09:00 -0700 (PDT)
Path: i2pn2.org!i2pn.org!usenet.blueworldhosting.com!diablo1.usenet.blueworldhosting.com!peer03.iad!feed-me.highwinds-media.com!news.highwinds-media.com!news-out.google.com!nntp.google.com!postnews.google.com!google-groups.googlegroups.com!not-for-mail
Newsgroups: comp.lang.forth
Date: Sun, 20 Aug 2023 19:08:59 -0700 (PDT)
In-Reply-To: <87d9ffd6-324d-4b1d-96b1-abb98ecf2063n@googlegroups.com>
Injection-Info: google-groups.googlegroups.com; posting-host=63.158.165.131; posting-account=OxDKOgoAAADW0cxAqHqpN1zqeCoSsDap
NNTP-Posting-Host: 63.158.165.131
References: <97d644a8-d38f-49b0-b73e-45ae276d327fn@googlegroups.com>
<f37bb625-4a7b-417f-b331-1c75c20cadbdn@googlegroups.com> <ad6b7a42-b48a-44b2-8dee-6b250161fb72n@googlegroups.com>
<c5ab525b-df41-4a21-a734-3333f692dea3n@googlegroups.com> <d396919a-3d60-409c-ba9f-aa89a5b410dcn@googlegroups.com>
<e2f97697-6534-488d-97e7-d932a0ef1a16n@googlegroups.com> <2068cfb8-d4bd-4c35-8002-a6b807521ca4n@googlegroups.com>
<477a6440-e585-485a-87f3-ff68949f720fn@googlegroups.com> <1c22a136-2767-44fe-9c2b-40326c2e5ce1n@googlegroups.com>
<00e5889f-0afc-463a-a3f8-e10b6599ba41n@googlegroups.com> <c9f0b14c-bfb8-483e-b4f4-145007933b5dn@googlegroups.com>
<a7f76113-b961-4b1f-b523-bcf6a19f9239n@googlegroups.com> <b8411641-e13d-46b7-adaf-52690a50b84dn@googlegroups.com>
<baca9a0d-3253-43e0-9080-07274f32a3b0n@googlegroups.com> <732f634c-1498-4cd6-a9b3-46fd26fc2405n@googlegroups.com>
<39c9cbed-24d0-4b4c-ae6b-403e7c799520n@googlegroups.com> <b52a36fb-a807-4270-95b5-3b4b0129b6f2n@googlegroups.com>
<1061e4f2-f995-4860-8e1b-ddd95cfcc13dn@googlegroups.com> <ec4595e2-a4d5-4ec8-b5b8-f9ec461cdc7bn@googlegroups.com>
<dce894bc-5679-474b-9b46-d7e6f0ef6ff0n@googlegroups.com> <6df3230c-e064-4a19-8489-658dd582d44fn@googlegroups.com>
<ce9ec607-3bba-4903-aba9-469f664be8bcn@googlegroups.com> <423abade-eb1f-4617-a8e2-bc85add3f014n@googlegroups.com>
<71e2c9ed-aa2c-4297-916b-686db8e2d12dn@googlegroups.com> <96374ae4-32d7-4bec-8ad4-cc82d9e914e9n@googlegroups.com>
<b83fdf09-07dd-4639-8755-d08aa7372375n@googlegroups.com> <3b5b4b78-7e09-4197-a7e4-f7bb2b556300n@googlegroups.com>
<05cae420-7df8-4a14-9c95-3218e39a052en@googlegroups.com> <59a6db96-913f-4217-bc0f-a936eab183bcn@googlegroups.com>
<fc67c604-6c4f-43c3-85f9-fc6947930893n@googlegroups.com> <87d9ffd6-324d-4b1d-96b1-abb98ecf2063n@googlegroups.com>
User-Agent: G2/1.0
MIME-Version: 1.0
Message-ID: <62d81e1c-a529-4b86-9b6c-0b15f719c471n@googlegroups.com>
Subject: Re: BugsBoard: an FPGA design for the Digilent Cmod S7
From: hughaguilar96@gmail.com (Hugh Aguilar)
Injection-Date: Mon, 21 Aug 2023 02:09:00 +0000
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Received-Bytes: 4663

by: Hugh Aguilar - Mon, 21 Aug 2023 02:08 UTC

On Sunday, August 20, 2023 at 6:35:21 PM UTC-7, Myron Plichota wrote:
> I wish that clf culture relaxed a wee bit and became famous for promoting
> the merits of fundamental Forth programming precepts.

I remember that I told you about Testra's MiniForth built on the Lattice
isp1048 PLD in 1995 and how it held the data-stack in external memory.
My processor design also holds the data-stack in memory (internal now).
You said that myself and everybody at Testra should take a Programming-101
class to learn basic programming concepts. You seem to think that the only
viable solution for a Forth processor is to hold the entire data-stack in
cell flip-flops so that Forth words such as DUP SWAP OVER + etc. can be
single clock-cycle. The data-stack would be fairly small, like 8 elements.
There are actually serious problems with this technique. For one thing,
you can't have ISRs because you have no way to save/restore the Forth context.
I think that you could really relax a wee bit too --- dial down the arrogance!

The MiniForth was used in a a motion-control board that was less-expensive
and higher-performing than the competition's motion-control board that used
an MC68000 programmed in C. Has the Bugs18 processor ever competed
successfully with C? Has it ever been used in a real-world application?
This is the year 2023 --- the MiniForth came out in 1995 --- nobody in the
Forth community has come up with anything comparable after three decades.

Your Bugs18 has a 6-bit opcode, so there are 64 instructions.
That is not very many! There is no future in a processor with only 64
instructions --- this is a toy --- it will never be used for real-world applications.

Whip me. Beat me. Make me maintain AIX. -- Stephan Zielinski

devel / comp.lang.forth / Re: BugsBoard: an FPGA design for the Digilent Cmod S7

Subject	Author
Re: BugsBoard: an FPGA design for the Digilent Cmod S7	Hugh Aguilar